Dubhe-20 CPU IP adopts a 3-stage pipeline, single-issue, in-order execution design. It supports the comprehensive RISC-V instruction set RV32-IMFCB, along with custom mathematical acceleration instructions. Dubhe-20 is primarily targeted at embedded systems that are sensitive to cost and power consumption.
3 stages, in-order, single issue
